

Circuit Simulation Lab:29

Design of SISO


Introduction

The purpose of this experiment is to design a 8 bit SISO. Serial In Serial Out (SISO) shift registers are a kind of shift registers where both data loading as well as data retrieval to/from the shift register occurs in serial-mode.

Software tools Requirement

Modelsim (Siemens)

Xilinx Vivado



Design the above Circuit in Verilog HDL and write its testbench and capture the Waveforms.

Use Behavior modeling